

IN THE CLAIMS

1-4. (Canceled)

5. (Currently Amended) A method comprising:

forming a conductive structure over a substrate, with the conductive structure having a surface confronting the substrate;

forming a diffusion-barrier lining around the conductive structure after forming the conductive structure, with at least a portion of the diffusion-barrier lining contacting the surface of the conductive structure; and

forming an insulative structure around the conductive structure after forming the diffusion-barrier lining.

6. (Original) The method of claim 5, wherein forming the conductive structures comprises applying a copper-, silver-, or gold-based material.

7. (Original) The method of claim 5, wherein forming the conductive structure comprises:

ionized sputtering or DC magnetron sputtering of a copper-based material onto at least a portion of the diffusion barrier; and

electroplating a copper-based material onto the sputtered copper-based material.

8. (Original) The method of claim 5, wherein forming the insulative structure comprises spin-coating an aerogel or xerogel.

9. (Original) The method of claim 5, wherein forming the diffusion-barrier lining comprises forming a graded composition of WSix, where x varies from 2.0 to 2.5.

10. (Original) The method of claim 5, wherein forming the diffusion-barrier lining comprises:

forming a graded composition of WSix, where x varies from 2.0 to 2.5; and

nitriding the graded composition of WSix.

11. (Currently Amended) The method of ~~claim 5~~ claim 10 wherein nitriding the graded composition of WSix comprises exciting a plasma with argon gas.

12. (Original) The method of claim 5, wherein forming the diffusion-barrier lining comprises:

introducing tungsten hexaflouride and hydrogen gases into a wafer processing chamber for a predetermined amount of time;

introducing silane gas into the chamber a first predetermined time after introducing the tungsten hexaflouride gas; and

terminating introduction of the silane gas a second predetermined time before terminating introduction of the tungsten hexaflouride and hydrogen gases into the chamber.

13. (Currently Amended) The method of ~~claim 5~~ claim 12, wherein the first and second times are in the range of about one to about three seconds.

14-35. (Canceled)

36. (Withdrawn) A method of making an integrated memory circuit, comprising:

forming a first mask layer having one or more openings or trenches, with each opening exposing a portion of one or more transistor contact regions;

forming a first gold-based conductive structure on the first mask layer, with the first gold-based conductive structure having one or more portions contacting at least one of the exposed transistors contact regions;

forming a second mask layer having one or more openings or trenches, with each opening exposing a portion of the first conductive structure;

forming a second gold-based conductive structure on the second mask layer, with one or more portions of the second gold-based conductive structure contacting at least one of the exposed portions of the first gold-based conductive structure;

removing in a single procedure at least respective portions of the first and second mask structures after forming the second gold-based conductive structure;

forming in a single procedure a diffusion barrier on at least respective portions of the first and second gold-based conductive structures after removing at least the respective portions of the first and second mask structures; and

forming in a single procedure an insulator on and between the first and second gold-based conductive structures after forming the diffusion barrier.

37. (Withdrawn) The method of claim 36:

wherein forming the first and second mask layers comprises depositing photoresist;

wherein removing the first and second mask layers comprises ashing the first and second mask layers; and

wherein forming the insulator on and between the first and second conductive structures comprises spin-coating the first and second gold-based conductive structures with an aerogel or xerogel.

38. (Withdrawn) A method of making an integrated memory circuit, comprising:

forming a first mask layer having one or more openings or trenches, with each opening exposing a portion of one or more transistor contact regions;

forming a first silver-based conductive structure on the first mask layer, with the first silver-based conductive structure having one or more portions contacting at least one of the exposed transistors contact regions;

forming a second mask layer having one or more openings or trenches, with each opening exposing a portion of the first conductive structure;

forming a second silver-based conductive structure on the second mask layer, with one or more portions of the second silver-based conductive structure contacting at least one of the exposed portions of the first silver-based conductive structure;

removing in a single procedure at least respective portions of the first and second mask structures after forming the second silver-based conductive structure;

forming in a single procedure a diffusion barrier on at least respective portions of the first and second silver-based conductive structures after removing at least the respective portions of the first and second mask structures; and

forming in a single procedure an insulator on and between the first and second silver-based conductive structures after forming the diffusion barrier.

39. (Withdrawn) The method of claim 38:

wherein forming the first and second mask layers comprises depositing photoresist;

wherein removing the first and second mask layers comprises ashing the first and second mask layers; and

wherein forming the insulator on and between the first and second conductive structures comprises spin-coating the first and second silver-based conductive structures with an aerogel or xerogel.

40. (Withdrawn) A method of making an integrated memory circuit, comprising:

forming a first mask layer having one or more openings or trenches, with each opening exposing a portion of one or more transistor contact regions;

forming a first copper-based conductive structure on the first mask layer, with the first copper-based conductive structure having one or more portions contacting at least one of the exposed transistors contact regions;

forming a second mask layer having one or more openings or trenches, with each opening exposing a portion of the first conductive structure;

forming a second copper-based conductive structure on the second mask layer, with one or more portions of the second copper-based conductive structure contacting at least one of the exposed portions of the first copper-based conductive structure;

removing in a single procedure at least respective portions of the first and second mask structures after forming the second copper-based conductive structure;

forming in a single procedure a diffusion barrier on at least respective portions of the first and second copper-based conductive structures after removing at least the respective portions of the first and second mask structures; and

forming in a single procedure an insulator on and between the first and second copper-based conductive structures after forming the diffusion barrier.

41. (Withdrawn) The method of claim 40:

wherein forming the first and second mask layers comprises depositing photoresist;

wherein removing the first and second mask layers comprises ashing the first and second mask layers; and

wherein forming the insulator on and between the first and second conductive structures comprises spin-coating the first and second copper-based conductive structures with an aerogel or xerogel.

42. (Canceled)

43. (Currently Amended) A method comprising:

forming a first conductive structure ~~with~~, with the conductive structure including contact plugs that contact an integrated circuit substrate, and wired portions that intersect at least some of the contact plugs;

forming a diffusion-barrier lining on exposed portions of the first conductive structure after forming the first conductive structure, with at least one of the exposed portions having a surface confronting the integrated circuit substrate; and

forming an insulative structure in spaces around and between portions of the first conductive structure after forming the diffusion-barrier lining.

44. (Previously Presented) The method of claim 43, wherein forming the first conductive structure comprises:

forming a mask layer on the substrate with contact plug holes that open to the integrated circuit substrate, and trenches intersecting at least some of the contact plug holes;

depositing a seed layer over the mask layer;

electroplating conductive material over the seed layer to form the contact plugs;

removing excess material to form the wired portions; and

removing at least a portion of the mask layer to form the spaces between the portions of the first conductive structure.

45. (Previously Presented) The method of claim 44, further comprising:  
forming a second conductive structure on top of the first conductive structure before removing the portion of the mask layer.
46. (Previously Presented) The method of claim 44, further comprising:  
forming an adhesion layer over the mask layer before electroplating.
47. (Currently Amended) A method comprising:  
forming a conductive structure from a material that includes copper, wherein the conductive structure includes contact plugs that contact an integrated circuit substrate, and wired portions that intersect at least some of the contact plugs;  
forming a diffusion-barrier lining on exposed portions of the conductive structure after forming the conductive structure, with at least one of the exposed portions having a surface confronting the integrated circuit substrate; and  
forming an insulative structure in spaces around and between portions of the conductive structure after forming the diffusion-barrier lining.
48. (Previously Presented) The method of claim 47, wherein forming the diffusion-barrier lining comprises:  
forming a layer of tungsten silicon nitrogen over substantially all of the exposed portions of the conductive structure.
49. (Previously Presented) The method of claim 47, wherein forming the diffusion-barrier lining comprises:  
forming a layer of tungsten silicide over substantially all of the exposed portions of the conductive structure, and  
nitriding the layer of tungsten silicide to form a layer of tungsten silicon nitrogen.

50. (Previously Presented) A method comprising:

forming a conductive structure ~~with contact having contact~~ plugs that contact an integrated circuit substrate, and wired portions that intersect at least some of the contact plugs;

forming a diffusion-barrier lining on substantially all exposed portions of the conductive structure after forming the conductive structure by forming a layer of tungsten silicon nitrogen over substantially all of the exposed portions of the conductive structure, with at least one of the exposed portions having a surface confronting the integrated circuit substrate; and

forming an insulative structure in spaces around and between portions of the conductive structure after forming the diffusion-barrier lining.

51. (Previously Presented) The method of claim 50, wherein forming the diffusion-barrier lining comprises:

forming the diffusion-barrier lining with a thickness in a range of two to ten nanometers over substantially all of the exposed portions of the conductive structure.

52. (Previously Presented) A method comprising:

forming a conductive structure ~~with contact having contact~~ plugs that contact an integrated circuit substrate, and wired portions that intersect at least some of the contact plugs;

forming a diffusion-barrier lining on substantially all exposed portions of the conductive structure after forming the conductive structure by forming a layer of tungsten silicide over substantially all of the exposed portions of the conductive structure, with at least one of the exposed portions having a surface confronting the integrated circuit substrate; and

nitriding the layer of tungsten silicide to form a layer of tungsten silicon nitrogen; and forming an insulative structure in spaces around and between portions of the conductive structure after forming the diffusion-barrier lining.

53. (Previously Presented) The method of claim 52, wherein forming the diffusion-barrier lining comprises:

forming the diffusion-barrier lining with a thickness in a range of two to ten nanometers

over substantially all of the exposed portions of the conductive structure.

54. (Currently Amended) A method comprising:

forming a conductive structure ~~with contact~~ having contact plugs that contact an integrated circuit substrate, and wired portions that intersect at least some of the contact plugs;

forming a diffusion-barrier lining on substantially all exposed portions of the conductive structure after forming the conductive structure, wherein the diffusion-barrier lining has a thickness in a range of two to ten nanometers over substantially all of the exposed portions of the conductive structure, and at least one of the exposed portions has a surface confronting the integrated circuit substrate; and

forming an insulative structure in spaces around and between portions of the conductive structure after forming the diffusion-barrier lining.

55. (Previously Presented) The method of claim 54, wherein forming the diffusion-barrier lining comprises:

forming a layer of tungsten silicon nitrogen over substantially all of the exposed portions of the conductive structure.

56. (Previously Presented) The method of claim 54, wherein forming the diffusion-barrier lining comprises:

forming a layer of tungsten silicide over substantially all of the exposed portions of the conductive structure; and

nitriding the layer of tungsten silicide to form a layer of tungsten silicon nitrogen.

57. (Previously Presented) A method comprising:

forming a conductive structure ~~with contact~~ having contact plugs that contact an integrated circuit substrate, and wired portions that intersect at least some of the contact plugs;

forming a diffusion-barrier lining on exposed portions of the conductive structure after forming the conductive structure, with at least one of the exposed portions having a surface confronting the integrated circuit substrate; and

forming an insulative structure in spaces around and between portions of the conductive structure after forming the diffusion-barrier lining, wherein the insulative structure is formed by depositing a material that includes silicon oxide in the spaces.

58. (Previously Presented) The method of claim 57, wherein forming the diffusion-barrier lining comprises:

forming a layer of tungsten silicon nitrogen over substantially all of the exposed portions of the conductive structure.

59. (Previously Presented) The method of claim 57, wherein forming the diffusion-barrier lining comprises:

forming a layer of tungsten silicide over substantially all of the exposed portions of the conductive structure; and

nitriding the layer of tungsten silicide to form a layer of tungsten silicon nitrogen.

60. (New) A method comprising:

forming a conductive structure over a substrate, with the conductive structure having a first surface spaced from and in a confronting relationship with the substrate; and

forming a diffusion barrier after forming the conductive structure, with at least a first portion of the diffusion barrier between the surface of the conductive structure and the substrate.

61. (New) The method of claim 60, wherein the first portion of the diffusion barrier contacts the surface of the conductive structure.

62. (New) The method of claim 61, wherein the conductive structure has a second surface opposing the first surface, and the diffusion barrier has a second portion overlying the second surface.

63. (New) The method of claim 62, wherein the second portion of the diffusion barrier layer contacts the second surface of the conductive structure.

64. (New) The method of claim 60, further comprising forming an insulative structure after forming the diffusion barrier, with the diffusion barrier having a portion between the first portion of the diffusion barrier and the substrate.